Abstract-With the growing complexity of VLSI designs, functional debugging has become a bottleneck in modern CAD flows. To alleviate this cost, various SAT-based techniques have been developed to automate bug localization in the RTL. In this context, dominance relationships between circuit blocks have been recently shown to reduce the number of SAT solver calls, using the concept of solution implications. This paper first introduces the dual concepts of reverse domination and non-solution implications. A SAT solver is tailored to leverage reverse dominators for the early on-the-fly detection of bug-free components. These are nonsolution areas and their early pruning significantly reduces the the debugging search-space. This process is expedited by branching on error-select variables first. Extensive experiments on tough real-life industrial debugging cases show an average speedup of 1.7x in SAT solving time over the state-of-the-art, a testimony of the practicality and effectiveness of the proposed approach.
I. INTRODUCTION
Design errors are becoming increasingly common with the growing complexity of VLSI designs. Design debugging is the process of localizing the bug(s) in the RTL, based on a failing counter-example trace. Today, bigger designs and longer traces have made debugging a resource-intensive task, which consumes up to 60% of the total verification effort [1] .
As a result, various methodologies have been proposed to automate design debugging and reduce its cost [2] - [7] . Due to advancements in formal engines, most modern debugging techniques use Boolean Satisfiability (SAT) solvers [5] . The problem is encoded as a SAT instance, where each satisfying assignment corresponds to a potential bug location, called a solution [8] . Each solution consists of a (set of) circuit block(s) or RTL line(s), that can be modified to fix the erroneous behavior in the counter-example trace. All-solution SATbased debugging guarantees that the root cause of the error is one of these solutions, which greatly simplifies the task of identifying and fixing the actual bug.
With typical design sizes exceeding the half-million synthesized gates mark, the propositional formulas encoding design debugging can have tens of millions of variables and clauses [7] . This underlying complexity often presents a challenge even to modern SAT solvers. The motivation behind this work is to prune the search-space of the all-solution SAT solver in design debugging. This is done by leveraging dominance relationships between circuit blocks. A block a is said to dominate another block b if every path from every node in b to a primary output passes through a node in a. Dominators have been used to optimize various CAD tasks, e.g., test pattern generation and verification [9] - [11] . Recently, dominance between circuit blocks has been successfully used in an automated RTL debugger [12] to reduce the number of SAT solver calls by introducing the concept of solution implications.
This work makes use of the concept of reverse domination. In more detail, we say that block b is a reverse dominator of block a if a dominates b. It is shown that if a is not part of any solution, then all its reverse dominators can also be ruled out as non-solutions, that is, as blocks that cannot be modified in any way to correct the counter-example trace. Based on this idea, we tailor a SAT solver to leverage reverse dominators for performing non-solution implications. We present a new SAT branching scheme, where error-select [5] , [13] variables are decided upon first. This allows us to learn blocks that are not part of any solution early in the solving process. Hence, the concept of reverse domination could be used much more effectively.
The presented techniques are implemented in a SAT-based automated RTL debugger, using MINISAT 2.2.0 as the back-end solver. An extensive set of experiments on real industrial designs demonstrates that performing both solution and non-solution implications results in an average speedup of 1.7x in SAT solving time over performing only solution implications [12] . These results demonstrate the effectiveness and practicality of our contributions.
The paper is organized as follows. Section II contains background on design debugging and block dominance. Section III presents the theory for leveraging reverse block dominators to perform non-solution implications. Section IV gives our SAT branching algorithm, which makes non-solution implications effective. Section V shows experimental results and Section VI concludes the paper.
II. PRELIMINARIES
The following notation is used throughout the paper. Given a sequential circuit C, the symbols x, y, and s respectively represent the sets of primary inputs, primary outputs and state elements (flip flops) in C. Let l denote the set of all nodes (including nodes in x, y, s). For each z ∈ {l, x, y, s}, the Boolean variable zi denotes the ith element of set z.
For simplicity, we consider designs with a single clock-domain, but the theory developed here is applicable to multiple clock-domain designs using the results of [14] . Time-frame expansion is a modeling technique for sequential circuits, which replicates (i.e., unrolls) the combinational components of C k times, such that the next state of each time-frame is connected to the current state of the next time-frame. For any variable zi (or set z), z
Fig . 1 . A Sequential Circuit 978-3-9810801-8-6/DATE12/ c 2012 EDAA using Tseitin transformation with the auxiliary variables in l t (i.e., the logic gates) [15] .
Some of the nodes in l are grouped into blocks. Each block consists of the synthesized gates corresponding to an RTL "block", such as an if statement or an always block. Let B = {b1, b2, ..., b |B| } denote the set of all blocks, where each bi ⊆ l. Note that the same node li could belong to more than one block because of the hierarchical nature of RTL. The set out(bi) includes the outputs of block bi. In the unrolled circuit, the set b t i denotes set of nodes belonging to block bi in timeframe t. Consequently, out(b t i ) is the set of outputs of block bi at time-frame t.
A. Design Debugging
This section describes SAT-based design debugging and introduces relevant notation. Given an erroneous design, a counter-example of length k and an error cardinality N , the goal of an automated design debugger is to find all sets of N blocks that can potentially be responsible for the faulty behavior associated with the counter-example. Each such set is referred as a solution of cardinality N . SAT-based design debugging [5] , [13] encodes the problem as a propositional formula, where each satisfying assignment corresponds to a solution. The encoding process consists of the following steps.
First, a set of error-select variables e = {e1, . . . , e |B| } is added to the circuit, where each ei is associated with a block bi. The circuit is modified such that setting ei = 1 disconnects the nodes in out(bi) from their fanins, making them free variables, while setting ei = 0 does not modify the circuit. Next, time-frame expansion is performed on this enhanced circuit, such that out(b t i ) are controlled by the same errorselect variable ei, for all time-frames t. This allows the SAT solver to modify the outputs of block bi across all time-frames by setting ei = 1 to "fix" any potential errors in bi.
Then, constraints are applied to the initial state, primary inputs and primary outputs. These constraints ensure that given the initial state ΦS(s 1 ) and primary inputs ΦX (x 1 , ...., x k ) from the counter-example, the enhanced circuit produces the expected outputs ΦY (y 1 , ...., y k ). Finally, an error cardinality constraint ΦN (e) is added to enforce Σ |B| i=1 ei = N . Overall, the design debugging problem is encoded as:
where Ten(s t , s t+1 , x t , y t , e) denotes the transition relation predicate of the enhanced circuit at time-frame t.
Each assignment to e = {e1, . . . , e |B| } satisfying Debug (1) corresponds to a debugging solution, and the SAT solver must find all such satisfying assignments to e. This is normally done by iteratively blocking each satisfying assignment using a blocking clause and resolving Debug until the problem becomes unsatisfiable or UNSAT. Figure 1 . We are also given a two-cycle counter-example with initial state s1 = 1, inputs x1, x2, x3, x4 = 1, 1, 0, 1 , 0, 0, 0, 1 and expected outputs y1, y2 = 1, 1 , 1, 1 , demonstrating a mismatch in the second time-frame at the output y1.
Example 1 Consider the sequential circuit presented in
The corresponding design debugging formulation is illustrated in Figure 2 . 
B. Block Dominance
Block bj is said to dominate block bi if every path from a node in out(bi) to a primary output contains a node in bj. The notation bjDbi indicates that bj dominates bi, where D is referred to as the block dominance relation. Furthermore, the set D(bi) = {bj|bjDbi} consists of blocks that dominate bi. Figure 1 . Block b3 dominates block b1 while no other blocks dominate any other blocks. This is because every path from out(b1) has to pass through gate g3 of b3 to reach the primary outputs y1, y2. However, block b4 does not dominate any blocks because there exist paths from b1, b2 and b3 to primary output y2 that do not pass through b4.
Example 2 Consider the sequential circuit in
The authors of [12] discuss why existing methods for computing so-called single and multiple-vertex dominators are not applicable in a design debugging setting, and present a fixpoint algorithm for computing the block dominance relation D. The run-time of their algorithm is O(c · |B| · |E|), where |B| is the number of blocks, |E| is the number of edges in C and c is called the loop-connectedness of C.
Furthermore, [12] proves that given a solution
.., bj N } is also a solution. This allows them to leverage the block dominance relation D to perform solution implications, which significantly reduces the number of SAT calls and speeds up the debugging process.
III. NON-SOLUTION IMPLICATIONS USING REVERSE DOMINATION
In this section, we first define reverse dominators and non-solution blocks. Next, we prove that reverse dominators can be leveraged to perform non-solution implications, given an original non-solution block. In the following section, we present a branching heuristic which enables the SAT solver to find original non-solutions much faster, leading to earlier non-solution implications. Clearly, the reverse block dominance relation D −1 is completely determined by D, which can be computed using the algorithm in [12] . The set D −1 (bj) = {bi|biD −1 bj} consists of reverse dominators of bj, i.e., the blocks that bj dominates.
Definition 2 Given an erroneous design C, a counter-example of length k along with the corresponding expected outputs and an error cardinality N , bi is a non-solution block if and only if
In other terms, a non-solution block cannot be part of any solution of cardinality N . If N = 1, then a non-solution block cannot be modified in any way to correct the erroneous behavior in the counter-example trace. We will prove that reverse dominators of non-solution blocks are also non-solution blocks. In order to do so, we need to prove the following lemma.
Lemma 1
Given an erroneous design C, a counter-example of length k along with the corresponding expected outputs and an error cardinality N , we have:
Proof: Let π denote the satisfying assignment of (Debug ∧ ei).
Assuming that bjDbi, we will construct an assignment π ′ satisfying (Debug ∧ ej).
We first construct π ′ (e). Let the set of error-select variables assigned to 1 in π(e) be {ei, eσ 1 , . . . , eσ N −1 }, where {σ1, . . . , σN−1} ⊆ [1, |B|] − {i}.
1) If j ∈ {σ1, . . . , σN−1}, we let the set of error-select variables assigned to 1 in π ′ (e) be {ej, eσ 1 , . . . , eσ N −1 }. 2) If j ∈ {σ1, . . . , σN−1}, we let the set of error-select variables assigned to 1 in π ′ (e) be {ei, eσ 1 , . . . , eσ N −1 }.
In both cases, the number of error-select variables assigned to 1 in π ′ (e) is N , satisfying ΦN . Since bjDbi, any path from out(bi) to a primary output must pass through out(bj). This makes it possible to partition the unrolled enhanced circuit described in Subsection II-A into two parts: Let I refer to the sub-circuit in the fan-out cone of out(bi) (that fans out to out(bj)) and let J refer to the rest of the circuit (excluding errorselect variables). In Debug ∧ ej, clearly π ′ (ej) = 1 in both cases shown above, effectively disconnecting out(bj) from its fanins. As such, out(bi) is disconnected from the primary outputs. A node is said dangling if there is no path from such node to the primary outputs. Hence, out(bi) and becomes dangling logic. This means that I is dangling (although J can fan-out to I). Since there are no external constraints on I, π ′ (I) can be computed by simply "propagating" whatever π ′ (out(bi)) and π ′ (J) are into I (using gate propagation, which is effectively unit propagation in CNF). Hence, what remains is to construct π ′ (J). Note that every error-select variable e k other than ei or ej is assigned to the same value in π and π ′ , as shown in both cases above. Furthermore, since π ′ (ej) = 1, we are free to set π ′ (out(bj)) = π(out(bj). In addition, recall that out(bi) has no effect on J since I is dangling. As such, since π ′ (e k ) = π(e k ) for all other e k , for all nodes v ∈ out(b k ) ∩ J, we can simply set π ′ (v) = π(v). As a result, π ′ (J) = π(J). Since π(J) satisfies all the constraints in Debug, so does π ′ (J). Finally, since π ′ (ej) = 1, π ′ satisfies Debug ∧ ej.
The following theorem proves that reverse dominators can be used to perform non-solution implications. Proof: To clarify the presentation, let us define the predicates Φi and Φj, as follows:
Using Lemma 1, we have:
Example 3 Consider the sequential circuit in Figure 1 Next, we explain how to make use of Theorem 1. An all-solution SAT solver returns when a solution is found, making it possible to imply its dominating solutions [12] without modifying the SAT solver, add them to Debug using blocking clauses and continue solving. However, the SAT solver usually does not learn non-solution blocks until the end of the solving process. This hinders the application of Theorem 1. As such, it is necessary to tailor the SAT solver to recognize when a non-solution block has been learned.
Watching for learned clauses of the form (¬ei) is not desirable because the SAT solver rarely learns such unit clauses. Instead, learned clauses are much more complex and usually involve many other variables along with error-select variables. Another way to realize that a block is a non-solution is to examine the forced assignments of unit propagation (BCP) after each solver restart (when the decision stack is empty). If some ei = 0 by unit propagation given an empty decision stack, then the solver has "learned" that bi is a non-solution block. However, from our experience, using a generic SAT solver, virtually all non-solution blocks are learned during the last solver restart in the last call to the all-solution SAT procedure (after all solutions have been found), leaving little room for improvements using non-solution implications.
The following section shows how to modify the branching scheme of the SAT solver to overcome this problem.
IV. SAT BRANCHING SCHEME FOR EARLY NON-SOLUTION LEARNING
In this section, we describe a new SAT branching scheme for design debugging, where error-select variables are decided upon first. This allows the early learning (and simple detection) of non-solutions, making non-solution implications using reverse dominators useful.
A. SAT Branching Scheme
The decision tree in a SAT solver gives the order in which variables are decided upon. The first motivation for assigning the error-select variables early in the decision tree relates to their importance and their impact on other variable decisions in the SAT solving process. For example, when ei = 1, the internal nodes of block bi become dangling, and therefore they are don't-cares. As such, assigning the nodes in bi, as well as their fanouts, is useless if ei is later assigned to 1.
A second, and more important, reason for assigning the error-select variables early is that it allows the solver to learn non-solution blocks much faster. This in turn enables non-solution implications due to reverse dominance to prune the SAT search-space earlier and therefore more effectively. Subsection IV-B discusses how to detect learned nonsolutions using our branching scheme.
As a result, we force the SAT solver to first decide on all errorselect variables (e). Furthermore, we force the solver to always assign error-select variables that are decided (i.e., not forced due to ΦN ) to 1 before trying to set them to 0. The reason for doing this is to learn nonsolutions, and is explained in detail in Subsection IV-B. Once all the error-select variables are assigned, the solver uses the standard decision heuristics (e.g., VSIDS [16] ) for the remaining variables.
In addition, modern SAT solvers have periodic restarts, usually after a certain number of conflicts. We take advantage of this as follows. If no non-solutions have been learned during a solver restart, we generate a random number r (1 ≤ r ≤ |B|), and move all the error-select variables above level r in the decision tree under those that are below level r. The reasoning behind this is to avoid being engaged in parts of the search-space where it is hard to learn new non-solutions. 
B. Detecting Learned Non-Solution Blocks
To simplify the presentation of this subsection, let us assume without loss of generality that the variable at the root of the decision tree is e1. According to our branching scheme explained in the previous section, the SAT solver first assigns e1 = 1. If the solver later switches to e1 = 0 without finding a satisfying assignment under e1 = 1, this means that e1 = 1 cannot be extended to a satisfying assignment. Hence, e1 = 0 is true for all satisfying assignments (if any exist). In other terms, (¬e1) has been learned and b1 is a non-solution block.
This observation is not applicable to all non-root variables in the decision tree. Consider variable e2 in the subtree under e1 = 1, switching from e2 = 1 to e2 = 0 without finding a satisfying assignment does not imply that (¬e2) has been learned. However, it is possible to learn about non-root variables in some circumstances, as shown by Lemma 2.
Lemma 2 Using the branching scheme given in Subsection IV-A, until a satisfying assignment is found, all the error-select variables set to 0 along the right-most path of the decision tree correspond to nonsolution blocks.
Proof: Assume that the error-select variables are decided in the order of e1, . . . , e |B| . Recall that our branching scheme forces the U N SAT Fig. 3 . Non-solution blocks using our branching scheme solver to first set each error-select variable to 1 before trying to set it to 0. Also assume that e1 = 0, . . . , ej = 0 have been set along the right-most path of the decision tree and no satisfying assignment has been found yet. Then by construction, all other assignments to e1, . . . , ej have been examined and setting any of them to 1 cannot be extended to a satisfying assignment. In other terms, each of Debug ∧ e1, . . . , Debug ∧ ej is UNSAT. By Definition 2, this means that each of b1, . . . , bj is a non-solution block. Note that forced variables (due to BCP) are not part of the decision tree. Using Lemma 2, as soon as the SAT solver switches from ej = 1 to ej = 0, as long as all its ancestors in the decision tree are assigned to 0 and no satisfying assignment has been found yet, we can be sure that bj is a non-solution block. This scenario is shown in Figure 3 . Using this, we can imply that every block bi ∈ D −1 (bj) is also a nonsolution, by Theorem 1, and therefore add the clause (¬ei) for each reverse dominator.
C. Overall Modified SAT Algorithm
Algorithm 1 presents the pseudocode of our modified SAT solver. All unassigned variables are already assumed to have been assigned priority values, which set their order in the decision tree. Our algorithm assigns error-select variables very large priority values on line 1, in order to guarantee that they will be at the top of the decision maxheap [17] built on line 5, which is used to pick the next decision variable.
On line 12, the unassigned error-select variable with the highest priority is stored in ei. The next variable is popped from the heap on line 19. If this variable next is an error-select line, then it must be first assigned to 1 (line 20), otherwise the function polarity() decides the polarity of next using heuristics such as VSIDS [16] (line 21). Later, if ei is assigned to 0, block bi is learned as a non-solution block. As a result, each bj that is dominated by bi is also learned as a nonsolution block and the unit clause (¬bj) is added (line 25). After bi is learned as a non-solution, ei is updated so that new non-solutions can be learned (line 27). Other functions of the SAT engine such as BCP () and resolveConf lict() are not modified.
As mentioned in Subsection IV-A, in order to direct the solver towards parts of the search-space where it is easier to learn nonsolutions, we use the variable learned. If learned = f alse on line 6, the SAT engine has spent a full iteration under ei = 1 without learning any new non-solutions (or finding a solution). In this case, the heuristic is applied to reorder the heap such that the SAT engine would not pick ei first in the next restart. A random number r (1 ≤ r ≤ |B|) is generated, and all the error-select variables above level r in the decision tree move below the ones under level r.
V. EXPERIMENTAL RESULTS
This section presents the experimental results for the proposed framework on industrial design debugging problems. All experiments are run using a single core of a i5-2400 3.1 GHz workstation with 8GB of RAM and a timeout of 7200 seconds. The presented techniques are implemented on top of a state-of-the-art SAT-based debugger [5] , [12] , [13] with a Verilog front-end to allow for RTL diagnosis. We tailor the debugger's back-end solver, MINISAT 2.2.0 [18] , to leverage reverse dominators for performing non-solution implications as described in this work.
Eight industrial Verilog designs from OpenCores [19] and three commercial designs provided by our industrial partners are used in our experiments. For each design, several debugging instances are generated by injecting different designer mistakes such as wrong state transitions, incorrect operators or incorrect module instantiations. The erroneous designs are then verified using industrial verification tools. A failure is detected and a counter-example is recorded and passed to the debugger. Experiments are conducted with three different versions of the SAT solver, the original MINISAT (dbg-dom), our enhanced version without the randomization heuristic after restarts (dbg-dom+rev), and our enhanced version with error-select variable order randomization at restarts (dbg-dom+rev+RR). Note that solution implications are applied in all experiments. Table I shows the results of all our experiments. The first column gives the instance name. The next four columns respectively show the length of the counter example k, the number of nodes |l| in C, the number of blocks |B|, and the number of solutions, # sols. Column dbg-dom gives the total run-time of the original MINISAT 2.2.0. Columns seven (time), eight (# impl non-sols) and nine (imprv) under dbg-dom+rev respectively give the total run-time of dbg-dom+rev, the number of implied non-solutions and the speed-up compared with dbg-dom. The following three columns show the same numbers for dbg-dom+rev+RR. Figure 4 plots the ratio of implied non-solutions to all non-solutions using dbg-dom+rev+RR for each instance, sorted in increasing order. It can be seen that up to 75% of all non-solutions blocks are implied early and 25% of all non-solutions blocked are implied on average. As a result, the search-space of the SAT solver is pruned early, resulting Ratio of implied non-solutions to all non-solutions using dbgdom+rev+RR in significant speed-ups. Figure 5 plots the number of solutions versus run-time for dbg-dom and dbg-dom+rev+RR for rsdecoder2. Clearly, dbg-dom+rev+RR outperforms dbg-dom by discovering solutions at a significantly faster rate. In addition to this faster rate, dbg-dom+rev+RR returns earlier solutions faster than its average rate (i.e., its solutions plot is concave). This is beneficial because it allows the designer to examine those solutions earlier while the debugger continues to run. Figure 6 plots the number of implied non-solutions versus run-time for dbg-dom and dbg-dom+rev+RR for rsdecoder2. In this figure, each implied non-solution found during the search is recorded at the time the SAT solver returns the next solution. Although dbg-dom+rev implies more non-solutions overall compared to dbg-dom+rev+RR, the latter learns non-solution blocks earlier. This is true in general, with slightly more non-solutions being implied on average in dbg-dom+rev (28%) than in dbg-dom+rev+RR (25%). However, non-solution implications in dbg-dom+rev+RR are usually found earlier than in dbg-dom+rev because the former tries to actively go into parts of the search-space where it is easier to learn non-solutions. Returning non-solutions early is favorable because it helps the SAT solver prune the search-space faster.
The average speed-up in total SAT run-time compared to dbg-dom is 1.68x for dbg-dom+rev and 1.70x for dbg-dom+rev+RR, showing significant improvement. The difference between dbg-dom+rev and dbg-dom+rev+RR is small, however the latter is more consistent and shows improvement over dbg-dom in all cases. In some instances, such as for rsdecoder1, both versions of our solver terminate, while the original solver times out. In rare cases, such as ucrc par and mem ctrl2, no non-solutions are implied. However, our solvers still show significant speed-ups over dbg-dom due to our branching scheme which decides error-select variables first. Finally, Figure 7 plots the SAT run-times of our solvers dbg-dom+rev and dbg-dom+rev+RR versus those of dbg-dom on a logarithmic scale, demonstrating the effectiveness of our method.
VI. CONCLUSION
This work shows how to leverage reverse dominators in a circuit to speed-up SAT-based automated design debugging. This is done by performing non-solution implications, consisting of the early pruning of non-solution areas of the problem search-space. A new SAT branching strategy is also proposed for design debugging, which expedites the 
